Books > Engineering & Transportation > Engineering > Electrical & Electronics > Electronics > Microelectronics
SystemVerilog and UVM: A Comprehensive Guide to Constrained-Random Verification and the Universal Verification Methodology (VLSI Design & Semiconductor Engineering)
Product ID: B0HD6JFWMM
Condition: New
$ 87
includes Duties & VAT
Delivery: 10-20 working days
Ships from USA warehouse.
Secure Transaction
VISA
Mastercard
ozow
Product Description
SystemVerilog and UVM: A Comprehensive Guide to Constrained-Random Verification and the Universal Verification Methodology (VLSI Design & Semiconductor Engineering)
Technical Specifications
Country
USA
IsAdultProduct
ReleaseDate
2026-08-06T00:00:00-00:00
Author
Srivastava, Dr. Saumya
You might also like
Dino Stomp and Roar: with 5 3D Sound Buttons
Colormania Sweet and Scented Coloring: with Scented Markers
Look I'm Santa!: Learn About Christmas with this Mirror Board Book
Things That Go: Story Time in Speedy Town
Incredible Animals: Interactive Children's Sound Book with 10 Buttons
Igloo Books Ltd Little Dino (Finger Puppet Book).
Igloo Books Ltd Dinosaur Sticker Scenes (Sticker and Activity Book).
My First Animals (Touch and feel on every page!)