3D IC Stacking Technology
Product Description
3D IC Stacking Technology
With a focus on industrial applications, 3D IC Stacking Technology offers comprehensive coverage of design, test, and fabrication processing methods for three-dimensional device integration. Each chapter in this authoritative guide is written by industry experts and details a separate fabrication step. Future industry applications and cutting-edge design potential are also discussed. This is an essential resource for semiconductor engineers and portable device designers.
3D IC Stacking Technology covers:
- High density through silicon stacking (TSS) technology
- Practical design ecosystem for heterogeneous 3D IC products
- Design automation and TCAD tool solutions for through silicon via (TSV)-based 3D IC stack
- Process integration for TSV manufacturing
- High-aspect-ratio silicon etch for TSV
- Dielectric deposition for TSV
- Barrier and seed deposition
- Copper electrodeposition for TSV
- Chemical mechanical polishing for TSV applications
- Temporary and permanent bonding
- Assembly and test aspects of TSV technology
Technical Specifications
You might also like
Through-Silicon Vias for 3D Integration
Handbook of 3D Integration: Volumes 1 and 2 - Technology and Applications of 3D Integrated Circuits
Wafer-Level Chip-Scale Packaging: Analog and Power Semiconductor Applications
Reliability of RoHS-Compliant 2D and 3D IC Interconnects (Electronic Engineering)
Wafer Level 3-D ICs Process Technology (Integrated Circuits and Systems)